

# Constantinos Xanthopoulos

SENIOR DATA SCIENTIST

Austin, TX

☎ (469) 766-0159 | ✉ xanthopoulos.c@gmail.com | 🏠 xanthopoulos.info | 🌐 ConX | 📄 in constantinosxanthopoulos

## Summary

Problem-solving-driven data scientist with a demonstrated history of developing machine learning-based solutions for solving complex problems and achieving business goals.

- 9+ years of experience in the research and application of ML-based methodologies for solving challenges in semiconductor manufacturing, including automation, test-cost reduction, and test quality improvement
- Advanced knowledge of supervised and unsupervised machine learning, statistical and deep learning algorithms, such as regressors, classifiers, cluster analysis, feature extraction, dimensionality reduction, and information retrieval
- Computer science background with excellent software engineering skills and fundamentals
- Expertise in a wide range of tools and technologies, including relational and NoSQL databases

## Industrial Experience

### Advantest America, Inc.

Austin, TX

DATA SCIENTIST & AI SOFTWARE ENGINEER (EXPERT LEVEL)

June 2021 – Present

- Defining the Machine Learning Operations (MLOps) for our global AI/ML/DA teams
- Supporting the development of deep learning-based Automated Optical Inspection models for defect detection and monitoring dashboard
- Co-leading Advantest's Global Artificial Intelligence and Data Analytics Technology Exchange Group

DATA SCIENTIST & AI SOFTWARE ENGINEER (SENIOR LEVEL)

February 2020 – June 2021

- Co-architected the second generation of the high-performance/ML edge workload execution platform
- Developed Python-based RESTful APIs for workload lifecycle and system status management
- Defined and implemented the CI/CD pipelines of the edge platform's software
- Analyzed semiconductor test data and developed models for defect/outlier detection and test cost reduction

### ams AG

Graz, Austria

MACHINE LEARNING ENGINEER (CO-OP)

Summer 2018

- Developed a machine learning-based approach for the automation and improvement of the die inking process, currently performed through visual inspection and manual die selection

### Intel Corporation

Santa Clara, CA

DATA ANALYST (INTERN)

Summer 2016

- Formed the basis of a layout pattern learning framework for systematic defect identification and subsequent automatic test generation. This work contributed in securing a Semiconductor Research Corporation (SRC) grant with the Trusted and RELiable Architectures (TRELA) lab

DATA ANALYST (INTERN)

Summer 2015

- Examined the IC defect database through statistical analysis & layout feature extraction and developed a layout template matching tool using existing infrastructure, which automated a previously time-consuming process

### Texas Instruments

Dallas, TX

PRODUCT ENGINEER (CO-OP)

Summer 2014

- Integrated the trimming cost-reduction methodology in the production flow, demonstrating its practicality & scalability

PRODUCT ENGINEER (CO-OP)

Summer 2013

- Researched and developed a novel machine learning-based methodology for adaptive IC trimming, with experimental results showing a 50% reduction in trimming time

## Education

### Doctor of Philosophy (Ph.D.) in Computer Engineering

December 2019

THE UNIVERSITY OF TEXAS AT DALLAS

Richardson, TX

- **Thesis Title:** "Applications of Machine Learning in Test Cost Reduction and Quality Improvement"
- **Advisor:** Dr. Yiorgos Makris
- **Teaching Assistant:** Computer Architecture and Trusted and Secure Integrated Circuits & Systems
- **Research Assistant:** Trusted and RELiable Architectures (TRELA) Lab

## Master of Science (MSc) in Computer Engineering

THE UNIVERSITY OF TEXAS AT DALLAS

December 2019

Richardson, TX

## Bachelor of Science (BSc) in Computer Science

UNIVERSITY OF PIRAEUS

December 2012

Athens, Greece

- **GPA:** 8.66/10 (Distinction)
- **Lab Assistant:** Logic Design
- System administrator managing student web & mail server
- Organizing member of the university's open source software student organization

## Skills

---

<b>Industry Knowledge</b>	Machine Learning, Statistical Modeling, Data Analysis, Data Mining, Data Visualization, MLOPs, Algorithms, Project Management, Web Development, System Administration
<b>Programming Languages</b>	Python, C, C++, R
<b>Other</b>	SQL, Unix/Linux Scripting

## Publications

---

### Book Chapters

- A. Elfadel, D. Bonning and X. Li (Editors), Machine Learning in VLSI Computer-Aided Design, Springer, 2018 (**C. Xanthopoulos**, K. Huang, A. Ahmadi, N. Kupp, J. Carulli, A. Nahar, B. Orr, M. Pass and Y. Makris, "Gaussian Process-Based Wafer-Level Correlation Modeling and its Applications") (invited)

### Journal Articles

- K. Huang, N. Kupp, **C. Xanthopoulos**, J. M. Carulli Jr., Y. Makris, "Low-Cost Analog/RF IC Testing through Combined Intra- and Inter-Die Correlation Models," Special Issue on Speeding up Analog Integration and Test for Mixed-signal SOCs of the IEEE Design & Test of Computers (D&T), 2015
- G. Rajavendra Reddy, **C. Xanthopoulos**, Y. Makris, "On Improving Hotspot Detection Through Synthetic Pattern-Based Database Enhancement," Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD), 2019
- **C. Xanthopoulos**, A. Neckerman, P. List, K.-P. Tschernay, P. Sarson, Y. Makris, "Automated Die Inking," IEEE Transactions on Device and Materials Reliability (T. DMR), vol. 20, no. 2, pp. 295-307, 2020

### Conference Papers

- **C. Xanthopoulos**, K. Huang, A. Poonawala, A. Nahar, B. Orr, J. Carulli, Y. Makris, "IC Laser Trimming Speed-Up through Wafer-level Spatial Correlation Modeling," Proceedings of the IEEE International Test Conference (ITC), 2014
- A. Ahmadi, **C. Xanthopoulos**, A. Nahar, B. Orr, M. Pas, Y. Makris, "Harnessing Process Variations for Optimizing Wafer-Level Probe-Test Flow," Proceedings of the IEEE International Test Conference (ITC), 2016
- **C. Xanthopoulos**, A. Ahmadi, S. Boddikurapati, A. Nahar, B. Orr, Y. Makris, "Wafer-Level Adaptive Trim Seed Forecasting," Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS), 2017
- **C. Xanthopoulos**, P. Sarson, H. Reiter, Y. Makris, "Automated Die Inking: A Pattern Recognition-Based Approach," Proceedings of the IEEE International Test Conference (ITC), 2017
- G. Rajavendra Reddy, **C. Xanthopoulos**, Y. Makris, "Enhanced Hotspot Detection Through Synthetic Pattern Generation and Design of Experiments," Proceedings of the IEEE VLSI Test Symposium (VTS), 2018
- **C. Xanthopoulos**, D. Neethirajan, S. Boddikurapati, A. Nahar, Y. Makris, "Wafer-Level Adaptive Vmin Calibration Seed Forecasting," Proceedings of the IEEE Design Automation and Test in Europe (DATE), 2019
- D. Neethirajan, **C. Xanthopoulos**, K. Subramani, K. Schaub, I. Leventhal, Y. Makris, "Machine Learning-based Noise Classification and Decomposition in RF Transceivers," IEEE VLSI Test Symposium (VTS), 2019
- **C. Xanthopoulos**, A. Neckermann, P. List, K.-P. Tschernay, P. Sarson, Y. Makris, "Automated Die Inking through On-line Machine Learning," IEEE International Symposium on On-Line Testing and Robust System Design (IOLTS), 2019
- N. Agrawal, M.-J. Yang, **C. Xanthopoulos**, V. Thangamariappan, J. Xiao, C.-W. Ho, K. Schaub, I. Leventhal "Automated Socket Anomaly Detection through Deep Learning," Proceedings of the IEEE International Test Conference (ITC), 2020
- V. Niranjana, D. Neethirajan, **C. Xanthopoulos**, E. De La Rosa, C. Alleyne, S. Mier, Y. Makris "Trim Time Reduction in Analog/RF ICs Based on Inter-Trim Correlation," Proceedings of the IEEE VLSI Test Symposium (VTS), 2021